GitHub - charkster/adc_block_ram_spi_top: Xilinx Artix-7 FPGA design using block ram, XADC and a SPI slave (SCARF). The block ram is dual port and can be written by either SPI or XADC samples,
![Amazon.com: ALINX Brand XILINX A7 FPGA Development Board Artix-7 XC7A100T 4 Ethernet 4 SFP RS232 VGA fpga Evaluation kit ( FPGA Board + Platform Cable USB + AD Module ) : Electronics Amazon.com: ALINX Brand XILINX A7 FPGA Development Board Artix-7 XC7A100T 4 Ethernet 4 SFP RS232 VGA fpga Evaluation kit ( FPGA Board + Platform Cable USB + AD Module ) : Electronics](https://m.media-amazon.com/images/I/71hPqO+-y8L.jpg)
Amazon.com: ALINX Brand XILINX A7 FPGA Development Board Artix-7 XC7A100T 4 Ethernet 4 SFP RS232 VGA fpga Evaluation kit ( FPGA Board + Platform Cable USB + AD Module ) : Electronics
![Block RAM and Registers with Data Reuse: Input buffer using block RAM... | Download Scientific Diagram Block RAM and Registers with Data Reuse: Input buffer using block RAM... | Download Scientific Diagram](https://www.researchgate.net/publication/220844103/figure/fig2/AS:669374822232066@1536602802537/Block-RAM-and-Registers-with-Data-Reuse-Input-buffer-using-block-RAM-and-registers.png)